

Figure 1




Figure 2




FIGURE 3A




FIGURE 3B




FIGURE 3C




FIGURE 3D




FIGURE 3E




FIGURE 3F




FIGURE 3G




FIGURE 3H

uart1 - UART [Page 1 of 1]

Baud Rate

Input Clock Frequency (Hz): 33333000

Baud Rate (bps): 115200

Baud Rate Error: 0.46839058%

☐ Baud rate can be changed by software
(divisor register is writeable)

Parity: N

Data Bits: 8

Stop Bits: 1

Cancel Prev Next Finish

FIGURE 3I

nios - Nios System Builder [Page 3 of 6]

System CPU: 32-bit Altera Nios(TM) CPU with Address Range 0x000000-0x1FFFFFF **Edit CPU...**

System Clock (MHz): **63.333**

System Peripherals:

Add Peripheral **Edit** **Rename** **Delete**

Use	Name	Type	Base Addr	End Addr	IRQ
<input checked="" type="checkbox"/>	uart1	UART (RS-232 serial port)	0x400	0x00041F	26

Double-click on a peripheral name to edit. Select a cell to view errors / edit contents

v1.1, build 135

Cancel **Prev** **Next** **Generate**

FIGURE 3J




FIGURE 3K

button_pio - PIO [Page 1 of 2]

How many bits of PIO would you like?

PIO width must be between 1 and 32

Type of pins

- ☐ Tri-state (bidirectional) pins
- ☒ Input pins only
- ☐ Output pins only
- ☐ Both input pins and output pins

Cancel Next > Finish




FIGURE 3L

FIGURE 3N





FIGURE 30






FIGURE 3P

FIGURE 3R




FIGURE 3S

my_peripheral - User-Defined Interface [...]

Width of Data Bus Specify width between 1 and 32 bits

Width of Address Bus Specify width between 1 and 21 bits

Interrupt Request ☒ Peripheral generates interrupt-request signal

Cancel Prev Next Finish

FIGURE 3T




FIGURE 3U




Figure 3V




Figure 4




Figure 5




Figure 6A




Figure 6B




Figure 8

